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ABSTRACT 
  
This paper proposes and describes the design and operational principles of a three-phase three-level nine switch voltage 
source inverter. The proposed topology consists of three bi-directional switches inserted between the source and the 
full-bridge power switches of the classical three-phase inverter. As a result, a three-level output voltage waveform and a 
significant suppression of load harmonics contents are obtained at the inverter output. The harmonics content of the 
proposed multilevel inverter can be reduced by half compared with two-level inverters. A Fourier analysis of the output 
waveform is performed and the design is optimized to obtain the minimum total harmonic distortion. The full-bridge 
power switches of the classical three-phase inverter operate at the line frequency of 50Hz, while the auxiliary circuit 
switches operate at twice the line frequency. To validate the proposed topology, both simulation and analysis have been 
performed. In addition, a prototype has been designed, implemented and tested. Selected simulation and experimental 
results have been provided.  
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1. Introduction 
 
The high standards applied today to electrical energy 
increases the requirement of clean sinusoidal waveforms, 
with minimum harmonics content.  Although this can be 
achieved with the use of conventional inverters with six 
step modulation control this approach is seldom applied in 
practice. The output voltage of conventional two-level 
inverters is far from a sinusoid. The output voltage 
waveform total harmonic distortion (THD) ratio is 
approximately 31% 
[1]
. In addition, in the case of high 
power, the use of the conventional inverters very rare due 
to the fact that the power switches have to withstand the 
full network voltage. 
There are some proposed solutions in [2] – [6], where 
these topologies are formed from two cells of the classical 
two-level inverter topology. The outputs of these cells can 
be added together using injection transformers 
[2] - [4]
 or by 
directly connecting the output of one cell in series with 
another 
[5] – [6]
.  As a result, the harmonic content of the 
output voltage is significantly reduced.  
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Multilevel inverters (MLIs) can be used to solve these 
problems. They are built using a number of cells; each cell 
consisting of switches and capacitor voltage sources. The 
control of the power switches allows the capacitor voltage 
sources to be added to obtain the desired output voltage 
with reduced voltage stress on each individual switch. 
Also, the resolution of the staircase waveform of the 
output voltage increases with the number of voltage steps 
of capacitor voltage sources available in the multilevel 
inverter. Three different main topologies have been 
reported for multilevel inverters: 1) diode-clamped or 
neutral-clamped 
[7]–[9]
, where the dc-bus voltage is split 
into (n+1) levels by n capacitors, where the middle point is 
called the neutral point and a number of diodes clamp the 
stress voltage on the power switches; 2) capacitor-clamped 
or flying capacitors 
[10]–[12]
, where additional capacitors are 
used to clamp the switches’ voltage stress; 3) cascaded 
multi-cell with separate dc sources 
[3], [13], [14],
 where each 
phase leg consists of n similar cells connected in a series 
with each cell formed from a switched capacitor and four 
power switches. All these solutions are relatively simple 
for getting a three-level staircase waveform, but become 
extremely complicated for getting a higher multilevel 
staircase waveform. 
A well-known example for the three-phase diode 
clamed MLI is the neutral point clamped inverter 
[15]
 
which is widely used in industrial applications. It uses four 
switching elements and two clamping diodes in each leg. 
It has three-level voltage waveforms.  Zero, positive and 
negative supply dc voltage levels that result in 
considerable suppression of the harmonic currents when 
compared with conventional full-bridge two-level 
inverters. Another well-know 3-level example is the 
VIENNA Rectifier 
[16]
. It consists of three bidirectional 
switches, a three-phase full bridge diode rectifier, and a 
high switching transformer in its structure to get a 3-level 
boost type rectifier system. This can be called a 
unidirectional type.  A similar topology can be found in 
[17] with a higher number of switches. 
  The principle of improving the quality of the waveform 
of the classical inverter by inserting an auxiliary circuit 
between the source and the power switches of the 
full-bridge inverter has been reported in the literature for 
single phase inverter only in [18], [19], and [20]. In [18], 
the auxiliary circuit is formed from two switching 
elements and two diodes, while in [19] the auxiliary 
circuit contains one switching element and a full bridge of 
diodes. In [20] a switched capacitor circuit is used which 
is formed from two diodes, two capacitors and a switching 
element. As a result, a five-level waveform is obtained at 
the inverter output which results in significant suppression 
of the load harmonic currents when compared with the 
classical three-level full bridge inverter. 
Many three-phase loads require a supply of variable 
voltage at a variable frequency, including fast and high 
efficiency control by electronic means 
[21]
. The power 
requirements for these applications range from fractions of 
kilowatts to several megawatts. It is preferred in general to 
take the power from a dc source and convert it to 
three-phase ac using power electronic dc-to-ac converters. 
The input dc voltage, mostly of constant magnitude, is 
obtained from a public utility through rectification, or from 
a storage battery in the case of an electric vehicle drive. 
Based on the VIENNA Rectifier II 
[16]
, this paper 
proposes a three-phase inverter topology consisting of 
three bi-directional switches inserted between the source 
and the full-bridge power switches of the classical 
three-phase inverter, where the dc source is taken from the 
ac utility through rectification. Section 2 describes and 
explains the proposed inverter general block diagram, the 
inverter configuration, its operating principles and the 
control pulses needed for operating the inverter switches. 
Section 3 subsequently presents an analysis of the total 
harmonics distortion minimization control method and the 
inverter output waveform total harmonic distortion THD 
minimization analysis. To serve as a reference for the 
inverter’s validity, section 4 gives Matlab simulated 
results and laboratory measurements. These results are 
used for verifying the performance of the proposed 
three-level inverter prototype whose analysis is presented 
in Section 2. Section 5 summarizes the proposed inverter 
concepts presented in the paper. 
 
2. The Proposed Inverter Topology 
 
The block diagram of the proposed three-phase 
three-level voltage source inverter system consists of two 
isolated and regulated dc sources, three-level inverter, 
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microcontrollers, a data acquisition card PCL-818L, and a 
personal computer as shown in fig. 1. This system acts as 
a link between the output of the linear generator and the 
load, where the linear generator output voltage magnitude 
is a single phase distorted waveform with its frequency 
varying from 25 to 50 Hz. Due to that, it is not suitable for 
many applications, which use a 50 Hz ac. The inverter 
output voltage can be controlled by controlling the dc 
inverter bus link voltages, where two dc-dc boost 
converter circuits with a 10 kHz switching frequency have 
been used. The measured voltages of the inverter dc 
capacitor link (two analogue signals) from the sensors are 
received first by microcontroller1 and microcontroller2 
which convert them to 8 bits digital signals for each 
analogue signal (16 bits total). These 16 digital bits are 
received by the PC through the PCL-818L card. 
The digital data is processed in real time to calculate the 
duty cycle of each dc-dc converter using a PID controller. 
The sampling frequency is chosen to be 2 kHz which is 
fast enough to perform these calculations. These duty 
cycles are subsequently sent back to the hardware through 
the PCL-818L card in a digital form. Microcontroller1 and 
Microcontroller2 receive this digital data from the 
PCL-818L card and converts it to a duty cycle required by 
each switch in the dc-dc converter. Microcontroller3 is 
used to generate the inverter nine controlling pulses. In 
order to avoid a short circuit during the transition between 
switches of each leg, a proper time delay has been 
considered.  
 
 
Figure 1: Block diagram of the proposed inverter and the feedback control circuit. 
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Fig. 1.  Block diagram of the proposed inverter and the 
feedback control circuit. 
Fig. 2 shows the proposed inverter which consists of 
two isolated H-bridge circuit units, capacitor banks 
respectively, conventional two-level inverters 
 through  as a main inverter at 50 Hz switching 
frequency; and an additional circuit which compromises of 
bi-directional (middle) switches  through , at 100 
Hz switching frequency, which allows energy to flow in 
both directions. 
 
3. The Operational Principals 
 
Fig. 3 shows the proposed controlling pulses of the 
switches, where the operations can be divided to 12 
switching states. The switch on/off states are shown in 
Table 1 and the operational modes are illustrated in fig. 
4(i), (ii), (iii), (iv), (v), (vi), (vii), (viii), (ix), (x), (xi), and 
(xii). The operational modes can be explained as follows: 
Mode i: For switching duration time  ( ), only 
switches , ,  are in the on-state and all the 
  
Figure 2: The proposed nine switches 
three-level inverter 
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Fig. 2.  The proposed nine switch three-level inverter. 
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Fig. 3.   Switching timing diagram. 
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other switches are in the off-state; i.e; , 
and , which means that both load nodes 'a' and 
'b' are connected to the neutral  point of the dc bus, while 
load node 'c' is connected to the top point of the dc bus as 
shown in fig. 4(i).    
Mode ii: For switching duration time  ( ), only 
switches , ,  are in the on-state and the other 
switches are in the 
off-state, . 
This means that load node 'a' is connected to the middle 
point of the dc bus, load 'b' is connected to the neutral 
point of the dc bus, and load node 'c' is connected to the 
top point of the dc bus as shown in fig. 4(ii). 
Mode iii: For switching duration time  ( ), 
only switches , ,  are in the on-state and the 
other switches are in the off-state, 
.  
In this case both load nodes 'a' and 'c' are connected to the 
top point of the dc bus, while load node 'b' is connected to the 
neutral point of the dc bus as shown in fig. 4(iii). 
Mode iv: For switching duration time  ( ), only 
switches , ,  are in the on-state and the other 
switches are in the off-state, 
. This 
means that load node 'a' is connected to the top point of 
the dc bus, load 'b' is connected to the neutral point of the 
dc bus, and load node 'c' is connected to the middle point 
of the dc bus as shown in fig. 4(iv).  
Mode v: For switching duration time  ( ), only 
switches , ,  are in the on-state and the other 
switches are in the off-state, . 
During this switching period, both load nodes 'b' and 'c' are 
connected to the neutral point of the dc bus, and the load node 'a' 
is connected to the top point of the dc bus as shown in fig. 4(v). 
Table 1.  Switching states of switches in each step duration. 
 
Step  
Durati
on 
Condu
ction 
period 
           
  0 1 0 1 1 0 0 0 0  
 
  0 0 0 1 1 0 1 0 0  
 
  1 0 0 1 1 0 0 0 0  
 
  1 0 0 1 0 0 0 0 1  
 
  1 0 0 1 0 1 0 0 0  
 
  1 0 0 0 0 1 0 1 0  
 
  1 0 1 0 0 1 0 0 0  
 
  0 0 1 0 0 1 1 0 0  
 
  0 1 1 0 0 1 0 0 0  
 
  0 1 1 0 0 0 0 0 1  
 
  0 1 1 0 1 0 0 0 0  
 
  0 1 0 0 1 0 0 1 0  
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Fig. 4. Operational states of switches according to the switches on-off conditions. (Continued) 
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Mode vi: For switching duration time  ( ), only 
switches , ,  are in the on-state and the other 
switches are in the off-state, 
. This means that load 
node 'a' is connected to the top point of the dc bus, load 
node 'b' is connected to the middle point of the dc bus, and 
load node 'c' is connected to the neutral point of the dc bus 
as shown in fig. 4(vi).  
Mode vii: For switching duration time  ( ), 
only switches , ,  are in the on-state and the 
other switches are in the off-state, 
   
During this duration period, both load nodes 'a' and 'b' are 
connected to the top point of the dc bus, and the load node 'c' 
is connected to the neutral point of the dc bus as shown in fig. 
4(vii).  
Mode viii: For switching duration time  ( ), 
only switches , , are in the on-state and the 
other switches are in the off-state 
 The load node 'a' is 
connected to the top point of the dc bus, load node 'b' is 
connected to the middle point of the dc bus, and load node 
'c' is connected to the neutral point of the dc bus as shown 
in fig. 4(vii).  
Mode ix For switching duration time  (2 ), only 
switches , ,  are in the on-state and the other 
switches are in the off-state . 
In this case of switching duration both of the load nodes 'a' 
and 'c' are connected to the neutral point of the dc bus, and 
load node 'b' is connected to the top point of the dc bus as 
shown in fig. 4(ix). 
Mode x: For switching duration time  ( ), only 
switches , ,  are in the on-state and the other 
switches are in the off-state 
     
During this switching period, load node 'a' is connected to 
the pole of the dc bus, load node 'b' is connected to top 
point of the dc bus, and load node 'c' is connected to the 
middle point of the dc bus as shown in fig. 4(x).  
Mode xi: For switching duration time  (2 ), 
only switches , ,  are in the on-state and the 
other switches are in the off-state 
. In this 
switching period both the load nodes of 'b' and 'c' are 
connected to the top point of the dc bus, while load node 
'a' is connected to the neutral point of the dc bus as shown 
in fig. 4(xi). 
Mode xii: For switching duration time  ( ), 
only switches , ,  are in the on-state and the 
other switches are in the off-state 
 In this case load 
node 'a' is connected to the pole of the dc bus, load node 
'b' is connected to the middle point of the dc bus, and load 
node 'c' is connected to the top point of the dc bus as 
shown in fig. 4(xii).  
In all of the above mentioned modes of operation 
conditions, while turning on and off the switches; the 
direction of load currents depends on 
voltages .  
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Fig. 4.  Operational states of switches according to the switches on-off conditions.  
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The efficiency of the whole converter circuit is high 
which is attributed to the inverter switches operating at 
low switching frequencies, (where the total switching 
times are much less than the period).  This will result in 
the switching losses of the inverter circuit to be negligible 
[22]
. In addition to the boost topology used with a single 
switch, it has high efficiency 
[1]
. 
 
4. Analysis of the Optimized Waveform   
 
By applying the switching patterns given in fig. 3, the 
node 'a' referred to point 'n' can be defined as follows:  
 
- For voltage level , turn on the upper switch 
.  
- For voltage level , turn on the middle switch 
.  
- For voltage level , turn on the lower switch 
. 
 
The switches’ conduction angles can be calculated from 
fig. 5 as follows: 
- For upper switches , , and  
 
                      (1) 
 
- For lower switches , , and  
 
                      (2) 
 
- For bi-directional switches , , and  
 
                                 (3) 
 
 Therefore from equations (1), (2), and (3), 
 . 
 
Fig. 5 illustrates the load phase voltages 
 referred to the neutral point of the 
dc bus. If neutral point 'n' of the dc bus is not connected to 
the neutral point of the load 'N', the phase voltages of the 
load are related to the neutral point of the dc bus 'n' as 
given in [23] by the following equation: 
              (4) 
 
The line-to-line load voltage  can be obtained 
using the following equation: 
 
                          (5) 
 
From equations (4) and (5), the phase voltage of node 'a' 
 and the line-to-line voltage  can be calculated 
and drawn as shown in fig. 6.  The load phase voltage 
has 7 steps ( ) 
and the line-to-line voltage has 5 steps 
( ). The line-to-line voltage 
waveform as shown in fig. 6 (b) is known as a stepped 
waveform. A Fourier analysis of this waveform gives the 
magnitudes of the harmonics as a function of  and 
 as shown in equation (6).  
 
 
 
, n=1,3,5,……                  (6)  
 
The voltage rating of the upper or lower switch is  
because it conducts during the total bus voltage while the 
voltage rating of the middle switch is  because it 
conducts during half of the dc bus voltage. The current voltage 
ratings of these different switches are shown in table 2. 
The ideal is to get a clean sinusoidal output voltage, i.e., 
the content of the harmonics orders greater than one (n=3, 
5, 7 …) should be zero.  The THD of the output voltage 
is defined as  where  is 
calculated from (6). Fig. 7 shows a computer simulation of 
the THD as a function of the parameters  and , 
where the minimum THD (THD < 16%) is obtained for 
 and . 
By comparing the proposed inverter which consists of 9 
power switches and 12 main power diodes with the 
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three-level NPC inverter which consists of 12 main power 
switches and 6 main power diodes
[24]–[25]
 under 
fundamental frequency modulation, it can be concluded 
that they produce the same output voltage waveform 
performance. Also table 3 gives a comparison between the 
proposed inverter and the well-known 3-level inverters: 
diode-clamped, flying capacitor, and cascaded inverters.  
It can be concluded that the disadvantage of the 
proposed inverter is that the voltage ratings of the switches 
have not been reduced.  Also, they have different ratings 
which are similar to the voltage ratings of the 
diode-clamped inverter switches 
[10]
. Some switches have 
ratings of  while others have voltage ratings of . 
In this proposed topology, the 
switches have the same 
voltage and current switch ratings (  and load current) 
and are greater than middle switches  
( /2 and 27.2% of the load current). 
 
 
Figure 5: MATLAB SIMULINK simulated waveforms of the load node 
voltages ,, bnan vv  and cnv    
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Fig. 5.   MATLAB SIMULINK simulated waveforms of the 
load node voltages  and . 
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Figure 6: MATLAB SIMULINK simulated waveforms of:  
                 (a) the load phase voltage waveform aNv   
                 (b) the line-to-line voltage waveform abv  
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Fig. 6.   MATLAB SIMULINK simulated waveforms of:  
(a) the load phase voltage waveform and (b) the 
line-to-line voltage waveform . 
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Figure 7. THD of the output voltage as a function of 1 and 2. 
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Fig. 7.  THD of the output voltage as a function of 1 and 2. 
 
Table 2.  Current and voltage ratings for inverter switches. 
 
 RMS Current ratings Max Current ratings 
The upper 
switch 
%(Iswitch/ILoad)RMS 72.5 %(Iswitch/ILoad)max= 100 
The lower 
switch 
%(Iswitch/ILoad)RMS 72.5 %(Iswitch/ILoad)max= 100 
The 
middle 
switch 
%(Iswitch/ILoad)RMS 27.2 %(Iswitch/ILoad)max  50 
 RMS voltage ratings max voltage ratings 
The upper 
switch 
%(Vswitch RMS /Vdc)  66 %(Vswitchmax/Vdc)= 100 
The lower 
switch 
%(Vswitch RMS /Vdc)  66 %(Vswitchmax/Vdc)= 100 
The 
middle 
switch 
%(Vswitch RMS /Vdc)  43 %(Vswitch max/Vdc) = 50 
RMS  root mean square 
max  maximum 
 
Table 3.  Comparison of the proposed 3L inverter with the 
well-known 3-level inverters.  
 
Converter 
type 
Proposed 
inverter 
Diode-
clamp 
Flying-
capacitors 
Cascaded 
inverters 
Main 
switching 
devices 
9 12 12 12 
Main 
diodes 
18 12 12 12 
Clamp-
ing diodes 
0 6 0 0 
DC bus 2 2 2 3 
Balanc-
ing 
capacitors 
0 0 3 0 
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5. Results and Discussions  
 
The proposed topology has been simulated using 
MATLAB/SIMULINK
®
 to verify the performance of the 
proposed configuration. The dynamic response due to a 
sudden change in the reference voltage is presented and a 
Proportional Integral and Derivative (PID) controller has 
been implemented in order to maintain balanced voltages 
in the dc bus capacitor. A balanced three-phase star 
connected RL load with 30 resistance, and 50mH 
inductor per phase was used. 
Fig. 8 shows the inverter dc bus voltages of the upper 
and the lower capacitor banks respectively with controllers, 
where a step change in the reference voltage from 80V to 
110V is shown. Because the voltage of each capacitor is 
regulated to 80 V or 110 V, the total dc-link voltage is 
maintained at 160 V and 220 respectively. Fig. 9 shows 
the inverter output waveforms of the phase voltage , 
line-to-line voltage , and the line current .  The 
phase voltage exhibits seven levels 
( ), and the 
line-to-line voltage shows five levels 
( ). It is clearly 
shown that , , and follow the step change in 
dc capacitor voltage at 100ms. 
To validate the proposed inverter, an experimental 
prototype of the proposed inverter has been built, 
experimentally tested, and compared with the simulated 
results. A balanced three-phase star connected load with 
30 resistance, and 50mH inductor per phase was used. 
The inverter circuit was built using insulated gate bipolar 
transistors (IGBTs) as switches, and each bi-directional 
switch consisting of one IGBT and 4 elements of fast 
diode rectifiers. The inverter switching frequencies are 50 
Hz for the conventional two-level inverter and 100 Hz for 
bi-directional switches. The control circuit switching 
frequency is 10 kHz which consists of 2 units of dc-dc 
boost converters.   
Fig. 10 shows a step change in the dc link capacitor 
voltage, where a step change has been applied from 80V 
to 110 V in each capacitor bank, thus maintaining 160V 
and 220V on the dc bus, respectively. Fig. 11 shows the 
phase voltage  with seven steps and the line-to-line 
voltage  with five steps which were obtained in the 
simulation results. Fig. 12 shows the phase voltage  
and the line current . 
 
 
Figure 8: simulation results of the upper and lower regulated capacitor 
banks voltages. 
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Fig. 8. Simulation results of the upper and lower regulated 
capacitor banks voltages. 
 
 
Figure 9: Inverter output (from top to bottom) phase voltage vaN, 
line to line voltage vab, and line (phase) current ia respectively     
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Fig. 9.  Inverter output (from top to bottom) phase voltage vaN, 
line to line voltage vab, and line (phase) current ia 
respectively. 
 
 
Figure 10: The inverter dc bus voltages (50V/div, 50ms/div). 
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Fig. 10.  The inverter dc bus voltages (50V/div, 50ms/div). 
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Fig. 11.  The load phase voltage vaN and the line to line voltage 
vab (200V/ div, 20ms/ div). 
 
 
 
Fig.12.  The load phase voltage vaN and the line current ia  
(150V/ div, 5Amp/ div, 20ms/ div). 
 
6. Conclusions 
 
This paper presents a three-phase three-level nine 
switch voltage source inverter, where an additional 
auxiliary circuit which consists of three bi-directional 
switches has been inserted between the source and the 
full-bridge power switches of the classical three-phase 
inverter. As a result, a significant reduction of the load 
harmonics contents is obtained at the inverter output. Its 
operating principles and switches timing chart based on 
harmonic minimization control schemes are analyzed in 
detail. A prototype has been designed; implemented and 
tested; also a PID controller has been designed and 
implemented in the case of a step change in the inverter dc 
bus voltage. The dynamic responses of load waveforms 
due to the step change are provided. The simulation and 
experimental results show that THD of the proposed 
inverter is considerably improved. 
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